



U.S. UTILITY Patent Application

O.I.P.E.

PATENT DATE

SCANNED

Q.A

EXAMINER

TITLE

Plaigā Pārziņģ

Controlling cache memory in external chipset using processor

PTO-2040
12/89

ISSUING CLASSIFICATION

ORIGINAL				CROSS REFERENCE(S)							
CLASS		SUBCLASS		CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)						
INTERNATIONAL CLASSIFICATION											

☐ Continued on Issue Slip Inside File Jacket

<input type="checkbox"/> TERMINAL DISCLAIMER	DRAWINGS		CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.	_____ (Assistant Examiner) _____ (Primary Examiner) _____ (Legal Instruments Examiner)		NOTICE OF ALLOWANCE MAILED	
<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S Patent. No. _____ _____ _____			ISSUE FEE	
			Amount Due	Date Paid
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.			ISSUE BATCH NUMBER	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 366. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

Form PTO-436A
(Rev. 6/99)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM
(Attached in pocket on right inside flap)

(FACE)